Switched-capacitor circuit simulator in Q-V domain including nonidealities

G. Muralidhar, Dinesh Ganesan, B. Kailath
{"title":"Switched-capacitor circuit simulator in Q-V domain including nonidealities","authors":"G. Muralidhar, Dinesh Ganesan, B. Kailath","doi":"10.1109/ISVDAT.2016.8064865","DOIUrl":null,"url":null,"abstract":"Circuit simulations need to be performed as a pre-manufacturing design strategy for checking and verifying design of electrical and electronic circuits and systems. Switched capacitor circuits belong to a class of circuits where signal processing is performed by charge redistribution among series of capacitors based on the configuration. In order to simulate the true characteristics of such circuits, the simulator should be capable of, formulating the circuit parameters based on charge redistribution rather than current-voltage relationship and, including non-idealities such as charge injection, parasitic capacitance effect, improper charge redistribution causing settling error etc. A switched capacitor circuit simulator addressing charge redistribution is presented in this paper. It works on the principle of quantifying all circuit parameters based on charge-voltage formulation which enables linearized approximation for nonlinear characteristics while evaluating the time response. The proposed simulator also incorporates nonideality of charge leakage and nonlinear capacitance. It permits piecewise constant and continuous inputs for evaluating the time response and employs numerical techniques such as Gauss elimination and LU factorization to solve equations. The linearized formulation enables shorter simulation time which otherwise requires many clock cycles and provides better convergence and accuracy. Three sample circuits are considered to validate the performance of the simulator. The entire simulator is developed in PYTHON environment taking SPICE type netlist as inputs.","PeriodicalId":301815,"journal":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 20th International Symposium on VLSI Design and Test (VDAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVDAT.2016.8064865","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Circuit simulations need to be performed as a pre-manufacturing design strategy for checking and verifying design of electrical and electronic circuits and systems. Switched capacitor circuits belong to a class of circuits where signal processing is performed by charge redistribution among series of capacitors based on the configuration. In order to simulate the true characteristics of such circuits, the simulator should be capable of, formulating the circuit parameters based on charge redistribution rather than current-voltage relationship and, including non-idealities such as charge injection, parasitic capacitance effect, improper charge redistribution causing settling error etc. A switched capacitor circuit simulator addressing charge redistribution is presented in this paper. It works on the principle of quantifying all circuit parameters based on charge-voltage formulation which enables linearized approximation for nonlinear characteristics while evaluating the time response. The proposed simulator also incorporates nonideality of charge leakage and nonlinear capacitance. It permits piecewise constant and continuous inputs for evaluating the time response and employs numerical techniques such as Gauss elimination and LU factorization to solve equations. The linearized formulation enables shorter simulation time which otherwise requires many clock cycles and provides better convergence and accuracy. Three sample circuits are considered to validate the performance of the simulator. The entire simulator is developed in PYTHON environment taking SPICE type netlist as inputs.
包括非理想性的Q-V域开关电容电路模拟器
电路仿真需要作为一种制造前设计策略来执行,以检查和验证电气和电子电路和系统的设计。开关电容电路属于一类电路,其中信号处理是通过根据结构在一系列电容器之间重新分配电荷来完成的。为了模拟这类电路的真实特性,模拟器应该能够根据电荷重分布而不是电流-电压关系来制定电路参数,包括电荷注入、寄生电容效应、电荷重分布不当导致沉降误差等非理想情况。提出了一种处理电荷再分配的开关电容电路模拟器。它的工作原理是基于电荷电压公式量化所有电路参数,从而在评估时间响应的同时实现非线性特性的线性化近似。该仿真器还考虑了电荷泄漏的非理想性和电容的非线性。它允许分段恒定和连续输入来评估时间响应,并采用高斯消去和LU分解等数值技术来求解方程。线性化的公式可以缩短模拟时间,否则需要许多时钟周期,并提供更好的收敛性和准确性。考虑了三个示例电路来验证模拟器的性能。整个模拟器是在PYTHON环境中开发的,以SPICE类型的网络列表作为输入。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信