Boost power factor correction circuits

Abstract

In this paper, we present two modified boost converter topologies to be used as power factor correction circuits. Zero-voltage switching and proper transformer-core resetting are achieved utilizing the parasitic capacitance of the switch and the magnetization inductance of the transformer. Steady state analysis for the two circuits is given. To verify our theoretical approval, simulation results are reported.