An efficient implementation of motion estimation algorithms

Abstract

In this paper, a novel low latency and high throughput programmable motion estimator architecture is proposed, which can efficiently implement both fall search and hierarchical search algorithms in motion estimation in VLSI.