H. Tanimura, H. Kawarazaki, K. Fuse, M. Abe, T. Yamada, Y. Ono, M. Furukawa, A. Ueda, Y. Ito, T. Aoyama, S. Kato, I. Kobayashi, H. Onoda, Y. Nakashima, T. Nagayama, N. Hamamoto, S. Sakai
{"title":"10 nm-deep n+/p and p+/n Ge junctions with high activation formed by ion implantation and Flash Lamp Annealing (FLA)","authors":"H. Tanimura, H. Kawarazaki, K. Fuse, M. Abe, T. Yamada, Y. Ono, M. Furukawa, A. Ueda, Y. Ito, T. Aoyama, S. Kato, I. Kobayashi, H. Onoda, Y. Nakashima, T. Nagayama, N. Hamamoto, S. Sakai","doi":"10.1109/IWJT.2016.7486678","DOIUrl":null,"url":null,"abstract":"In this paper, we report on the formation of shallow junctions with high activation in both n+/p and p+/n Ge junctions using ion implantation and Flash Lamp Annealing (FLA). The shallowest junction depths formed for the n+/p and p+/n junctions were 9.5 nm and 10.7 nm with sheet resistances of 620 ohms/sq. and 414 ohms/sq., respectively. Additionally, by reducing knocked-on oxygen during ion implantation, the sheet resistance was decreased by 5 to 15%. The lowest sheet resistance was 235 ohms/sq. with a junction depth of 21.5 nm in the n+/p Ge. These results indicate that the potential for forming ultra-shallow n+/p and p+/n junctions in the nanometer range in Ge devices using FLA is very high, leading to realistic monolithically-integrated Ge CMOS devices.","PeriodicalId":117665,"journal":{"name":"2016 16th International Workshop on Junction Technology (IWJT)","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 16th International Workshop on Junction Technology (IWJT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWJT.2016.7486678","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5
Abstract
In this paper, we report on the formation of shallow junctions with high activation in both n+/p and p+/n Ge junctions using ion implantation and Flash Lamp Annealing (FLA). The shallowest junction depths formed for the n+/p and p+/n junctions were 9.5 nm and 10.7 nm with sheet resistances of 620 ohms/sq. and 414 ohms/sq., respectively. Additionally, by reducing knocked-on oxygen during ion implantation, the sheet resistance was decreased by 5 to 15%. The lowest sheet resistance was 235 ohms/sq. with a junction depth of 21.5 nm in the n+/p Ge. These results indicate that the potential for forming ultra-shallow n+/p and p+/n junctions in the nanometer range in Ge devices using FLA is very high, leading to realistic monolithically-integrated Ge CMOS devices.