10 nm-deep n+/p and p+/n Ge junctions with high activation formed by ion implantation and Flash Lamp Annealing (FLA)

H. Tanimura, H. Kawarazaki, K. Fuse, M. Abe, T. Yamada, Y. Ono, M. Furukawa, A. Ueda, Y. Ito, T. Aoyama, S. Kato, I. Kobayashi, H. Onoda, Y. Nakashima, T. Nagayama, N. Hamamoto, S. Sakai
{"title":"10 nm-deep n+/p and p+/n Ge junctions with high activation formed by ion implantation and Flash Lamp Annealing (FLA)","authors":"H. Tanimura, H. Kawarazaki, K. Fuse, M. Abe, T. Yamada, Y. Ono, M. Furukawa, A. Ueda, Y. Ito, T. Aoyama, S. Kato, I. Kobayashi, H. Onoda, Y. Nakashima, T. Nagayama, N. Hamamoto, S. Sakai","doi":"10.1109/IWJT.2016.7486678","DOIUrl":null,"url":null,"abstract":"In this paper, we report on the formation of shallow junctions with high activation in both n+/p and p+/n Ge junctions using ion implantation and Flash Lamp Annealing (FLA). The shallowest junction depths formed for the n+/p and p+/n junctions were 9.5 nm and 10.7 nm with sheet resistances of 620 ohms/sq. and 414 ohms/sq., respectively. Additionally, by reducing knocked-on oxygen during ion implantation, the sheet resistance was decreased by 5 to 15%. The lowest sheet resistance was 235 ohms/sq. with a junction depth of 21.5 nm in the n+/p Ge. These results indicate that the potential for forming ultra-shallow n+/p and p+/n junctions in the nanometer range in Ge devices using FLA is very high, leading to realistic monolithically-integrated Ge CMOS devices.","PeriodicalId":117665,"journal":{"name":"2016 16th International Workshop on Junction Technology (IWJT)","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 16th International Workshop on Junction Technology (IWJT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWJT.2016.7486678","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

In this paper, we report on the formation of shallow junctions with high activation in both n+/p and p+/n Ge junctions using ion implantation and Flash Lamp Annealing (FLA). The shallowest junction depths formed for the n+/p and p+/n junctions were 9.5 nm and 10.7 nm with sheet resistances of 620 ohms/sq. and 414 ohms/sq., respectively. Additionally, by reducing knocked-on oxygen during ion implantation, the sheet resistance was decreased by 5 to 15%. The lowest sheet resistance was 235 ohms/sq. with a junction depth of 21.5 nm in the n+/p Ge. These results indicate that the potential for forming ultra-shallow n+/p and p+/n junctions in the nanometer range in Ge devices using FLA is very high, leading to realistic monolithically-integrated Ge CMOS devices.
离子注入和闪光灯退火(FLA)形成的10 nm深n+/p和p+/n Ge高活化结
本文报道了用离子注入和闪光灯退火(FLA)在n+/p和p+/n Ge结中形成高活化的浅结。n+/p和p+/n结形成的最浅结深分别为9.5 nm和10.7 nm,片电阻为620欧姆/平方。414欧姆/平方。,分别。此外,通过减少离子注入过程中的敲氧,薄片电阻降低了5%至15%。最低板电阻为235欧姆/平方。在n+/p锗中结深为21.5 nm。这些结果表明,利用FLA在Ge器件中形成纳米级超浅n+/p和p+/n结的潜力非常大,从而实现了实际的单片集成Ge CMOS器件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信