A 32b LISP processor

K. Watanabe, A. Ishikawa, Y. Yamada, Y. Hibino
{"title":"A 32b LISP processor","authors":"K. Watanabe, A. Ishikawa, Y. Yamada, Y. Hibino","doi":"10.1109/ISSCC.1987.1157173","DOIUrl":null,"url":null,"abstract":"A 80K transistor chip, implemented in 2μm CMOS, with a die size of 15×15mm, will be disclosed. A LISP computer assembled with this circuit operates 3X faster than comparable machines.","PeriodicalId":102932,"journal":{"name":"1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"87 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1987.1157173","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

A 80K transistor chip, implemented in 2μm CMOS, with a die size of 15×15mm, will be disclosed. A LISP computer assembled with this circuit operates 3X faster than comparable machines.
32b LISP处理器
在2μm CMOS中实现的80K晶体管芯片(芯片尺寸为15×15mm)将被公开。用这种电路组装的LISP计算机的运行速度比同类机器快3倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信