Evaluation of SEU Sensitivity in Hardened FPGA on Layout-based Sensitive Volume Method

Abstract

DICE hardened configuration logics in million-gate FPGA were investigated. The rectangular parallelepiped models were established based on the material details and the layout of FPGA. Multiple sensitive volumes and charge collection weights were ascertained. The simulations were matched and further explained our heavy ion experiments.