Hardware implementation of the Reed-Solomon decoder

Abstract

Reed-Solomon code is widely used in applications where a very high dependability of data transmission is expected. Encoding and decoding require some knowledge of the theory of Galois fields and can be done by numerical procedure or in hardware. The most complicated step is decoding. Hardware implementation of the double-error correcting decoder is known. In the paper we propose the solution for the code with triple or more error correction.