Lumped-Element Models for On-Wafer Calibration

Abstract

We examine electrical models for lumped-element impedance standards used in on-wafer network-analyzer calibrations. We illustrate the advantages of using models that are complicated enough to replicate the actual electrical behavior of the lumped standards, but do not have more degrees of freedom than absolutely necessary.