{"title":"Development of a high-speed image processor","authors":"K. Nohsoh, K. Akutagawa","doi":"10.1109/AAE.1988.47588","DOIUrl":null,"url":null,"abstract":"The authors describe the NIP-III image processor, which can execute a wide variety of general image processing operations for automobile industry manufacturing applications. Sixteen processing units having the same architecture are connected in rows. Individual users can input desired instructions to each unit and also freely change the bus lines linking the units. The processing units are implemented by gate-array large-scale integrated circuits and can perform the arithmetic and logic functions needed for image processing. A high processing speed has been achieved without increasing the size of the circuits. The authors present the hardware architecture of the NIP-III and describe its processing capabilities.<<ETX>>","PeriodicalId":125786,"journal":{"name":"1988., IEEE Workshop on Automotive Applications of Electronics","volume":"101 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1988-10-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1988., IEEE Workshop on Automotive Applications of Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AAE.1988.47588","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
The authors describe the NIP-III image processor, which can execute a wide variety of general image processing operations for automobile industry manufacturing applications. Sixteen processing units having the same architecture are connected in rows. Individual users can input desired instructions to each unit and also freely change the bus lines linking the units. The processing units are implemented by gate-array large-scale integrated circuits and can perform the arithmetic and logic functions needed for image processing. A high processing speed has been achieved without increasing the size of the circuits. The authors present the hardware architecture of the NIP-III and describe its processing capabilities.<>