A Synchronous 1Mb (64k X 16) Burst EPROM

P. Sastry, K. Dinh, P. Le, E. King, D. Wenzbauer, L. Cropper, H. Shumway, W. Breinholt, P. Lubeck, D. Brahmbhatt, M. Gill
{"title":"A Synchronous 1Mb (64k X 16) Burst EPROM","authors":"P. Sastry, K. Dinh, P. Le, E. King, D. Wenzbauer, L. Cropper, H. Shumway, W. Breinholt, P. Lubeck, D. Brahmbhatt, M. Gill","doi":"10.1109/NVMT.1993.696959","DOIUrl":null,"url":null,"abstract":"A new, high performance 1 Mb( 64K X 16 ) EPROM (NM27P6841) incorporating a synchronous, glueless interface to the Motorola 68040 and 68EC040 microprocessors, has been designed. The 90 ns initial access time and the 30 ns burst access time allow up to a 16 byte “burst” access in 4-1-11 bus cycles @ 33Mhz. This improves the bus bandwidth performance by 128% over high performance 8-bit EPROMs. In addition, it provides a system solution at a cost lower than “SRAM shadowing” used in the past.","PeriodicalId":254731,"journal":{"name":"[1993 Proceedings] Fifth Biennial Nonvolatile Memory Technology Review","volume":"69 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-06-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1993 Proceedings] Fifth Biennial Nonvolatile Memory Technology Review","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NVMT.1993.696959","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A new, high performance 1 Mb( 64K X 16 ) EPROM (NM27P6841) incorporating a synchronous, glueless interface to the Motorola 68040 and 68EC040 microprocessors, has been designed. The 90 ns initial access time and the 30 ns burst access time allow up to a 16 byte “burst” access in 4-1-11 bus cycles @ 33Mhz. This improves the bus bandwidth performance by 128% over high performance 8-bit EPROMs. In addition, it provides a system solution at a cost lower than “SRAM shadowing” used in the past.
一个同步1Mb (64k X 16)突发EPROM
设计了一种新的高性能1mb (64K X 16) EPROM (NM27P6841),该EPROM结合了与摩托罗拉68040和68EC040微处理器的同步无胶接口。90 ns的初始访问时间和30 ns的突发访问时间允许在4-1-11总线周期@ 33Mhz中最多16字节的“突发”访问。这使得总线带宽性能比高性能8位eprom提高了128%。此外,它提供了一种成本低于过去使用的“SRAM阴影”的系统解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信