Design and realization of multi-port register file based on FPGA

Li-hua Jiang, Ya-qin Li
{"title":"Design and realization of multi-port register file based on FPGA","authors":"Li-hua Jiang, Ya-qin Li","doi":"10.1109/KAM.2010.5646298","DOIUrl":null,"url":null,"abstract":"In cpu design, the register file is a necessary device which save the instruction and data. In this paper, we propose a design method for multi-port register file design in the environment of single-cycle CPU system based on the MIPS instruction set and according to the characteristics of multi-port register file,and the VHDL langauge is introduced in order to speed up the development cycle. Furthermore, we discuss the consideration and operational principle of design and realization in detail.The simulation results for the part constructed by FPGA are also presented. In this example which provides the learning and design innovation for other circuit designed.","PeriodicalId":160788,"journal":{"name":"2010 Third International Symposium on Knowledge Acquisition and Modeling","volume":"197 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 Third International Symposium on Knowledge Acquisition and Modeling","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/KAM.2010.5646298","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In cpu design, the register file is a necessary device which save the instruction and data. In this paper, we propose a design method for multi-port register file design in the environment of single-cycle CPU system based on the MIPS instruction set and according to the characteristics of multi-port register file,and the VHDL langauge is introduced in order to speed up the development cycle. Furthermore, we discuss the consideration and operational principle of design and realization in detail.The simulation results for the part constructed by FPGA are also presented. In this example which provides the learning and design innovation for other circuit designed.
基于FPGA的多端口寄存器文件的设计与实现
在cpu设计中,寄存器文件是保存指令和数据的必要设备。本文根据多端口寄存器文件的特点,提出了一种基于MIPS指令集的单周期CPU系统环境下多端口寄存器文件的设计方法,并引入了VHDL语言以加快开发周期。并详细讨论了设计与实现的考虑因素和工作原理。最后给出了用FPGA构建的部分的仿真结果。本实例为其他电路的设计提供了借鉴和创新。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信