An area efficient implementation of a cellular neural network

Abstract

A time multiplexing scheme for implementing cellular neural networks (CNN) is described. This scheme makes it possible to realise much higher density implementations of CNNs in VLSI circuits. A circuit implementation of this technique is presented along with simulation results.