A 3 GHz Spread Spectrum Clock Generator for SATA applications using chaotic PAM modulation

Fabio Pareschi, G. Setti, R. Rovatti
{"title":"A 3 GHz Spread Spectrum Clock Generator for SATA applications using chaotic PAM modulation","authors":"Fabio Pareschi, G. Setti, R. Rovatti","doi":"10.1109/CICC.2008.4672118","DOIUrl":null,"url":null,"abstract":"This paper proposes a prototype of a spread spectrum clock generator which is the first known specifically meant for 3 GHz Serial ATA-II applications. The modulation is obtained from a fractional PLL which employs a Delta-Sigma modulator. A further innovative aspect of our work is that our prototype takes advantage of a chaotic PAM as driving signal, instead a triangular signal as in all spread spectrum generators proposed in literature for SATA-II. In this way we avoid the periodicity of the modulated clock, completely flattening the peaks in the power spectral density. The circuit prototype has been designed in 0.13 mum CMOS technology and achieves a peak reduction greater than 14 dB measured at RBW = 100 kHz. The chip active area is 0.27times0.78 mm2 and the power consumption is as low as 14.7 mW.","PeriodicalId":286154,"journal":{"name":"2008 IEEE Custom Integrated Circuits Conference","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-11-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2008.4672118","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper proposes a prototype of a spread spectrum clock generator which is the first known specifically meant for 3 GHz Serial ATA-II applications. The modulation is obtained from a fractional PLL which employs a Delta-Sigma modulator. A further innovative aspect of our work is that our prototype takes advantage of a chaotic PAM as driving signal, instead a triangular signal as in all spread spectrum generators proposed in literature for SATA-II. In this way we avoid the periodicity of the modulated clock, completely flattening the peaks in the power spectral density. The circuit prototype has been designed in 0.13 mum CMOS technology and achieves a peak reduction greater than 14 dB measured at RBW = 100 kHz. The chip active area is 0.27times0.78 mm2 and the power consumption is as low as 14.7 mW.
采用混沌PAM调制的SATA应用的3ghz扩频时钟发生器
本文提出了一种扩频时钟发生器的原型,这是已知的第一个专门用于3ghz串行ATA-II应用的扩频时钟发生器。调制由采用Delta-Sigma调制器的分数阶锁相环获得。我们工作的另一个创新方面是,我们的原型利用混沌PAM作为驱动信号,而不是像SATA-II文献中提出的所有扩频发生器那样使用三角形信号。通过这种方法,我们避免了调制时钟的周期性,使功率谱密度的峰值完全平坦化。该电路原型采用0.13 μ m CMOS技术设计,在RBW = 100 kHz时实现了大于14 dB的峰值降低。芯片的有效面积为0.27乘以0.78 mm2,功耗低至14.7 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信