The implementation of a testable high performance display controller (diagnostic radiology equipment)

Abstract

A description is given of the testability features of a VLSI implementation of a high-performance display controller for diagnostic radiology. The design-for-test features cover 100% of the silicon area at a modest overhead. Boundary-scan, partitioning, and structured control sequencing are used to enhance the verifiability and testability of the IC.<>