New 4-transistor XOR and XNOR designs

H. Bui, A. Al-Sheraidah, Yuke Wang
{"title":"New 4-transistor XOR and XNOR designs","authors":"H. Bui, A. Al-Sheraidah, Yuke Wang","doi":"10.1109/APASIC.2000.896899","DOIUrl":null,"url":null,"abstract":"Exclusive-OR and exclusive-NOR gates are important in digital circuits. This paper proposes a new set of low power 4-transistor XOR/XNOR gates. Simulations have been performed on the circuits along with 10 other XOR gates. The results show that the new XOR/XNOR gates consistently consume less power than any other XOR/XNOR gate known at the time of publication. In fact, it consumes up to more than 3 times less power than the complementary CMOS implementation and can have 34% better propagation delay. The static energy-recovery XOR gate, which is the second least power-consuming, dissipates 10% more power than the new gates.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"99","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.2000.896899","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 99

Abstract

Exclusive-OR and exclusive-NOR gates are important in digital circuits. This paper proposes a new set of low power 4-transistor XOR/XNOR gates. Simulations have been performed on the circuits along with 10 other XOR gates. The results show that the new XOR/XNOR gates consistently consume less power than any other XOR/XNOR gate known at the time of publication. In fact, it consumes up to more than 3 times less power than the complementary CMOS implementation and can have 34% better propagation delay. The static energy-recovery XOR gate, which is the second least power-consuming, dissipates 10% more power than the new gates.
新的4晶体管XOR和XNOR设计
异或门和异或门在数字电路中非常重要。本文提出了一种新型的低功耗四晶体管的异或或门。对电路和其他10个异或门进行了仿真。结果表明,新的XOR/XNOR门在发布时始终比任何其他已知的XOR/XNOR门消耗更少的功率。事实上,它的功耗比互补的CMOS实现低3倍以上,并且可以有34%的传播延迟。静态能量回收异或门,这是第二低的功耗,耗电量比新的门多10%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信