A 1.2V interference-sturdiness, DC-offset calibrated CMOS receiver utilizing a current-mode filter for UWB

Abstract

An interference-sturdiness receiver with a current-mode filter for 3-5 GHz UWB applications is implemented in a 1.2V 0.13 mum CMOS process. The chip provides a maximum voltage gain of 70 dB and a dynamic range of 60 dB. The measured in-band OIP3 is +9.39 dBm, out-of-band IIP3 -15 dBm and noise figure 6.8 dB in the maximum gain mode. An algorithm for the automatic digital DC offset calibration is also demonstrated.