A multi-band single-loop PLL frequency synthesizer with dynamically-controlled switched tuning VCO

Samuel M. Palermo, JosC Pineda de Gyve2
{"title":"A multi-band single-loop PLL frequency synthesizer with dynamically-controlled switched tuning VCO","authors":"Samuel M. Palermo, JosC Pineda de Gyve2","doi":"10.1109/MWSCAS.2000.952881","DOIUrl":null,"url":null,"abstract":"A phase-locked loop (PLL) frequency synthesizer architecture for multiple-band applications is presented. A dynamically-controlled switched tuning voltage-controlled oscillator (VCO) is used to achieve superior frequency range and phase noise performance over a conventional PLL. Implemented in 1.4 /spl mu/m CMOS, the PLL has a 111-290 MHz range, phase noise of -92.3 dBc/Hz at a 50 kHz offset, and dissipates 9 mW from a 2.7 V supply.","PeriodicalId":437349,"journal":{"name":"Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)","volume":"63 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2000.952881","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A phase-locked loop (PLL) frequency synthesizer architecture for multiple-band applications is presented. A dynamically-controlled switched tuning voltage-controlled oscillator (VCO) is used to achieve superior frequency range and phase noise performance over a conventional PLL. Implemented in 1.4 /spl mu/m CMOS, the PLL has a 111-290 MHz range, phase noise of -92.3 dBc/Hz at a 50 kHz offset, and dissipates 9 mW from a 2.7 V supply.
带动态控制开关调谐压控振荡器的多频带单环锁相环频率合成器
提出了一种适用于多波段应用的锁相环频率合成器结构。采用动态控制开关调谐压控振荡器(VCO)实现比传统锁相环更好的频率范围和相位噪声性能。在1.4 /spl mu/m CMOS中实现,锁相环的工作范围为111-290 MHz,相位噪声为-92.3 dBc/Hz,偏移量为50 kHz, 2.7 V电源的功耗为9 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信