A FPGA version of a non-linear adaptive filter

Abstract

This paper presents the study of a non-linear adaptive filter implementation using VHDL, targeted to FPGA devices. The paper presents the basic structure of the filter, as well as a discussion on the area and speed results with different multipliers. A full 8-tap filter was synthesized with different architecture choices.